

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO. 5995	
10/737,119		12/17/2003		Hiroshi Kuroda	XA-10006		
181 7590 01 <i>/25/</i> 2006			01/25/2006		EXAMINER		
	MILES & ST	ГОСКВ	RIDGE PC	NGUYEN, DILINH P			
1751 PINNACLE DRIVE					ART UNIT	PAPER NUMBER	•
	SUITE 500				ART OTHE		-
MCLEAN, VA 22102-3833					2814		

DATE MAILED: 01/25/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

					√						
		Application N	0.	Applicant(s)	Ÿ						
		10/737,119		KURODA ET AL.							
Office Action Summa	ry	Examiner		Art Unit							
		DiLinh Nguyer	1	2814							
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply											
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).											
Status											
 Responsive to communication This action is FINAL. Since this application is in conclosed in accordance with the 	2b)∏ This dition for allowan	action is non-lace except for	inal. formal matters, pro		e merits is						
Disposition of Claims											
 4) ☐ Claim(s) 1-3 and 6-12 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-3 and 6-12 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement. 											
Application Papers											
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 											
Priority under 35 U.S.C. § 119											
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 											
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Re 3) Information Disclosure Statement(s) (PTO-Paper No(s)/Mail Date		5)	Interview Summary Paper No(s)/Mail Da Notice of Informal P Other:	ate	O-152)						

Application/Control Number: 10/737,119 Page 2

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-3 and 6-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hiroaki et al. (JP. 2001-291821) (newly cited) in view of Ayukawa et al. (U.S. Pat. 6411561) (newly cited).
- Regarding claims 1, 3 and 6, Hiroaki et al. disclose a semiconductor device comprising:

a wiring substrate 8;

an upper chip 14; and

a lower chip 10 or 12, the upper chip and the lower chip being mounted over an upper surface of the wiring substrate, and

wherein the upper chip is constructed as a multiport device including an interface between the upper chip and another part of the system including the lower chip and an interference between the upper chip and outside of the system,

wherein the lower chip is constructed to be accessed from the outside of the system via the upper chip,

wherein the upper chip 14 has a substantially square planar shape, wherein the lower chip 10 or 12 has a substantially rectangular planar shape,

wherein a length of a side of the upper chip 14 is shorter than a length of a long side of the lower chip, and

wherein the upper chip 14 is mounted over the wiring substrate 8 in as state being stacked over the lower chip 10 or 12 (fig. 1, abstract).

Hiroaki et al. do not explicitly disclose that the upper chip and the lower chip are the microcomputer chip and the memory chip respectively.

Ayukawa et al. disclose a semiconductor device comprising: a flash memory chip and a microcomputer chip (column 1, lines 54-56). Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to substitute the chips of Hiroaki et al. by the flash memory chip and a microcomputer because as taught Ayukawa et al., such flash memory chip and microcomputer chips would increase of the storage capacity and use the semiconductor device in a particular application.

- Regarding claim 2, Hiroaki et al. discloses that the upper chip 14 is connected to first electrodes of said wiring substrate 8 via a plurality of bonding wires 19, the lower chip 10 or 12 is connected to second electrodes of said wiring substrate 8 via a plurality of bonding wires 17, said first electrodes are arranged toward an outer periphery side of said wiring substrate from the second electrodes (fig. 1).
- Regarding claim 7, Hiroaki et al. disclose that the upper chip 14 is connected to first electrode of the wiring substrate 8 via a plurality of bonding wires 19, a lower chip 10 of the two chips is connected to second electrodes of the wiring substrate 8 via a plurality of bumps electrodes 9, the chip 12 is connected to third electrodes of the wiring

substrate 8 via a plurality of bonding wires 17, the first electrodes are arranged toward an outer periphery of the wiring substrate from the second and third electrodes (fig. 1, abstract).

- Regarding claim 8, Ayukawa et al. disclose a semiconductor device comprising one of the two memory chips includes a DRAM and the other includes a flash memory (column 1, lines 45-48).
- Regarding claim 9, Hiroaki et al. disclose a lower surface of the wiring substrate
 8 is formed with a plurality of bump electrodes 22 constructing external connection
 terminals (fig. 1).
- Regarding claim 10, Hiroaki et al. disclose the upper chip 14 and the lower chips 10 or 12 have respective terminals, and it would have been obvious to form a number of terminals of the upper chip being much greater than a number of terminals of the lower chips (fig. 1). Moreover, the number of terminals would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the number of terminals giving unexpected results, it is not inventive to discover number by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen number or upon another variable recited in a claim, the Applicant must show that the chosen number is critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed, Cir. 1990).
 - Regarding claim 11, Hiroaki et al. disclose the terminals of the lower chips 10 or

Art Unit: 2814

12 are arranged such that they are not superposed over the terminals of the upper chip 14 in plan view (fig. 1).

Regarding claim 12, Hiroaki et al. disclose that an under fill resin 21 is filled in a
 gap between the lower chip 10 and the wiring substrate 8 (fig. 1).

Response to Arguments

Applicant's arguments with respect to claims 1-3 and 6-12 have been considered but are most in view of the new ground(s) of rejection. See the above new ground of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/737,119 Page 6

Art Unit: 2814

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DLN

HOAI PHAM
PRIMARY EXAMINER